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ABSTRACT
State of the art deep learning models have made steady
progress in the fields of computer vision and natural lan-
guage processing, at the expense of growing model sizes
and computational complexity. Deploying these models on
low power and mobile devices poses a challenge due to their
limited compute capabilities and strict energy budgets. One
solution that has generated significant research interest is
deploying highly quantized models that operate on low pre-
cision inputs and weights less than eight bits, trading off
accuracy for performance. These models have a significantly
reduced memory footprint (up to 32x reduction) and can re-
place multiply-accumulates with bitwise operations during
compute intensive convolution and fully connected layers.
Most deep learning frameworks rely on highly engineered
linear algebra libraries such as ATLAS or Intel’s MKL to
implement efficient deep learning operators. To date, none
of the popular deep learning directly support low precision
operators, partly due to a lack of optimized low precision
libraries. In this paper we introduce a work flow to quickly
generate high performance low precision deep learning op-
erators for arbitrary precision that target multiple CPU ar-
chitectures and include optimizations such as memory tiling
and vectorization. We present an extensive case study on
low power ARM Cortex-A53 CPU, and show how we can
generate 1-bit, 2-bit convolutions with speedups up to 16x
over an optimized 16-bit integer baseline and 2.3x better than
handwritten implementations.
1 INTRODUCTION
Over the past decade Deep Neural Networks (DNNs) have
made substantial improvements in the fields of computer
vision and natural language processing, with DNNs now
surpassing human’s in image recognition on the ImageNet
dataset[9]. As the accuracy of state of the art DNNs has
improved, model sizes and compute complexity has also
increased. For example, AlexNet[13] uses roughly 60 million
parameters and Facebook’s DeepFace[15] uses 120 million,
requiring billions of operations. For low powered devices
such as phones and edge devices, running inference on state
of the art models poses a significant challenge due to their
compute and memory requirements. Large models must be
stored in off-chip DRAM where fetching model parameters
from memory can become the dominant energy and time
consumer[8], and computation is dominated by expensive
multiply-accumulate operations.
To combat this, prior work has explored trading accuracy
for performance by using low precision weights and activa-
tions of a few bits, or even a single bit as is the case with Bina-
rized Neural Networks (BNNs)[17][5]. Low precision models
are drastically smaller, greatly reducing the cost of fetching
model parameters from memory. For example BNN models
are up to 32x smaller than full precision models and can
often fit in on chip memory [17]. During compute intensive
dense and convolution layers, multiplication can be replaced
with cheap bitwise operations and popcount by computing
in Hamming space, allowing for high performance inference.
While training low precision networks has received lots of
interest in the research community andmade steady progress
towards improving accuracy[22][2], most work assumes low
precision inference will result in a linear speedup over full
precision and reference theoretical speedups based off of
number of operations. However, achievable speedups are de-
pendent on many factors including architectural support for
matrix operations and software optimizations to effectively
use the underlying memory subsystem and hardware instruc-
tions. Current deep learning frameworks leverage decades of
prior work in optimizing linear algebra operations through
libraries such as NNPACK[6] and Intel’s MKL [1] that op-
timize for both hardware backends and matrix properties,
resulting in highly efficient floating point and integer op-
erations. Naive implementations of bitserial operators can
be slower than 8-bit integer and even full precision floating
point implementations, partly because they lack optimized
operator implementations.
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In this paper we address the challenges of writing opti-
mized low precision bitserial operators for CPUs. We intro-
duce a work flow to quickly generate high performance low
precision deep learning operators for arbitrary precision that
target multiple CPU architectures and include optimizations
such as memory tiling and vectorization. Specifically our
contributions include:
• A library of operators for quantization of floating point
data, flexible bit packing, bitserial matrix multiply, and
convolution.
• An extensive case study of optimizing low precision
operators for a low power Raspberry Pi 3B that can
surpass state of the art hand written 16-bit kernels for
1-bit weight, 2-bit activation convolutions.
2 BACKGROUND AND RELATEDWORK
2.1 Low Precision Neural Networks
Low precision neural networks operate on weights and ac-
tivations quantized down to a few bits, or a single bit in
the extreme case of BNNs. These types of neural networks
improve performance over full precision models by signif-
icantly reducing memory movement costs and computing
using bitserial methods and can be deployed on existing
hardware.
BNNs, such as XNORNet[17] and BinaryNet[5] have achieved
near state of the art results on datasets such as MNIST
and CIFAR-10, showing that binarization works extremely
well for relatively simple datasets. However, they preform
significantly worse than full precision models for complex
datasets like ImageNet, with accuracy degradations over
18% for XNORNet on ResNet18[10]. To combat this, recent
work[22][11] has shifted to low precision networks which
relax activation quantization to a few bits, while keeping
weights binarized. Current state of the art low precision net-
works have made significant improvements in the accuracy.
HWGQ[2] have shown that 1-bit weights and 2-bit activa-
tions models can achieve top-1 accuracy drops of between 5
to 9% on different models for ImageNet, including ResNet18
and GoogLeNet[7][18].
2.2 Bitserial Computation
While FPGAs and custom hardware can take advantage of ar-
bitrary precision through custom datapaths [20], most com-
modity hardware such as CPUs, have no support for low
precision data types. Efficient handling of low precision data
requires bit packing into a larger storage data type such as an
8-bit or 32-bit integer, and bitserial operations that compute
on an implicit vector of packed quantized data.
We describe bitserial dotproducts as seen in previous
work[21][22], starting first with binary case and extending
towards higher precisions. A binary dot product between
two vectors containing only elements of 0 and 1, can be
computed by bit-wise anding the two vectors and counting
the number of 1’s in the result using popcount, as seen in
Equation 1. If binary data is encoded in the bipolar format
(-1 and 1), then bitwise xnor replaces bitwise and.
x · y = popcount(x&y) (1)
Binary dot products can be easily extended to preform
bitserial dot products between an M-bit and N-bit vector, by
computing the weighted sum of MN binary dot-products
as described in Equation 2, where n and m refer to the bit
position of x and y.
x · y =
N−1∑
n=0
M−1∑
m=0
popcount(xn&ym) ∗ 2m+n (2)
While bitserial dot products can be used for any precision
inputs, its compute complexity grows linearly with the prod-
uct of x and y’s bitwdiths as O(MN), so this technique is only
practical for very quantized data. Equation 2 can be modified
to support signed data by weighting binary dotproducts by
their sign.
On CPUs low bit datatypes are not supported and data
must be bitpacked to efficiently support bitserial computation
and take full advantage of the hardware’s data path. This is
achieved by splitting input vectors into individual bitplanes
essentially creating B binary vectors. The binary vectors
are then packed data into a larger storage type such as a
uint32. Bitwise operations can be directly applied to the
packed data, allowing low precision data to be efficiently
stored and computed.
In Figure 1 we show an example of how bitpacking and
bitserial computationwork on a 2-bit, 1-bit dot product. Input
data is first bitpacked by separating the bits of each element
into separate bitplanes. Each bitvector is then compressed
into a larger integer type, for simplicity a four-bit unsinged
integer. Since bitwise operations have no carry chains, it can
be preformed on packed data in an implicit vectorized fashion
and take full advantage of the hardware’s data path. For
example if data into a 32-bit integer, a single pair of popcount-
and instructions computes the 32 element dot product.
Operators are specified in a declarative tensor expression
language, that is separate from the schedule optimizations
that implement it (a model based off of Halide[16])
3 LOW PRECISION OPERATORS
Low precision operators rely on efficient bitserial compu-
tation. We implement our operators using TVM, the deep
learning compiler[3]. Our operators are designed to provide
flexibility in precision and data layout, and performance
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Figure 1: Example of preforming a packed bitserial dot
product. Input vectors are separated into bit planes
which are then packed into a larger storage type. A
weighted sum of binary dot products is then pre-
formed between the each bit plane.
M
K
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Figure 2: Example of resulting packed tensors frombit
packing a MxK matrix. Our bitpacking operator sup-
ports flexible placement of the bit axis dimension.
portability across different CPU architectures. In Halide fash-
ion, we provide (1) a declarative computation rule that de-
scribes the transformation of input to output tensors and (2)
a separate schedule that contains the implementation of how
to the data is transformed. We leverage TVM features to pro-
vide high-level architecture agnostic optimizations for paral-
lelism and memory tiling. For CPU code generation, TVM
uses LLVM, which we find produces adequate code. However,
for further performance we implement architecture-specific
mickrokernels that take advantage of unique hardware in-
trinsics that LLVM misses.
3.1 Preprocessing: quantization and
bitpacking
In order to apply bitserial operators, both input activation
and weight tensors need to be in the correct format which
involves quantizing data to the desired precision and bitpack-
ing them to the proper data layout.
Since bitserial operators compute on each bit of an element
individually, the separate bitplanes, the set of bits for each bit
position, of each input tensor must easily accessible. This is
accomplished by a bitpacking step that transforms the input
tensors into a bitpacked tensor. Elements of the packed tensor
hold a single bit for many elements as opposed to all bits of
a single element for the input tensor.
We provide a bitpacking operator that takes an arbitrary
d dimension tensor and returns a d + 1 dimension bitpacked
tensor, with a new bit axis addressing the bit-planes of the
tensor. Though the bitpacked tensor has more dimensions
its total size is smaller as multiple elements are packed along
reduction axis into a single element. The tensor’s reduction
axis is dependent on the layout and represents the axis along
which elements are multiplied and accumulated against.
Our bitpacking operator is flexible with respect to input
data layout and size. The user specifies the input tensor’s
reduction axis and the bit-axis location and datatype of the
packed tensor. For example, in Figure 2, we show an example
of bitpacking matrix A, a 2-bitm × k matrix, where K is the
reduction axis. The packed matrix can have layoutsMK ′B,
MBK ′, or BMK ′.
The different layouts provide different types of data local-
ity. When implementing bitserial operators, we found that
flexibility in specifying bit position to be useful, as different
bitserial algorithms rely on a specific packed layout For ex-
ample, work in[21] relied an interleaved layout with B as the
inner-most dimension while work in[19] required B to be
the outermost dimension
3.2 Low precision operators and high level
optimizations:
We implement a library of low precision operators for com-
mon neural network operations such as 2D convolutions and
dense matrix multiply, for arbitrary CPU backends. These
operators transform bitpacked tensor into standard format
tensors in a higher machine supported precision. Using TVM
we can leverage existing features of the compiler to cleanly
describe our operator’s implementation and quickly add op-
timizations for memory access, parallelism, and more.
At the compute level we describe variations of bitserial
convolutions that accept different high level data layouts
such as NCHW and NHWC, and various convolution im-
plementations such as lowering to matrix multiply and an
efficient in place convolution modified from [12], all param-
eterized for different precisions. Depending on the input’s
shape and characteristics of the convolution kernel, different
implementations preform better.
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For each operator variation, we provide a generic schedule
(described in section 4) for each these operators that creates
moderately efficient code for any CPU backed that takes
advantage of vectorization, tiling, and other CPU agnostic
optimizations. While many of these techniques are well es-
tablished and simple in theory, they are time consuming to
implement, with some requiring re-writes of the entire imple-
mentation and tuning parameters such as tile sizes. Further-
more, many of these parameters do not affect performance
independently and must be tuned together, leading to a large
search space of parameters to find an optimal configuration.
We take advantage of TVM’s auto-tuning capabilities[4] to
search for optimal or near optimal parameter configurations.
3.3 Architecture specific optimizations:
TVM relies on LLVM to preform code generation to the
desired CPU backend. Since generating optimal code is a
hard problem, unsurprisingly, LLVM tends to produce sub-
optimal code. To approach or surpass the performance of the
state of the art operator implementations, schedules can be
augmented with handcrafted custom microkernels to imple-
ment the core computation. This allows us to take advantage
of new hardware intrinsics many CPU vendors are releas-
ing to accelerate deep learning such as pairwise addition
instructions, as well as optimize low level memory loads and
stores.
We create a custom ARM schedule (described in section 5)
that takes advantage of specific hardware intrinsics to imple-
ment code that out-preforms state of the art hand optimized
libraries. The custom schedule relies on highly optimized
hand-generated microkernel.
4 CPU-AGNOSTIC SCHEDULE
In this section we describe the layers of optimizations that
we explored when putting together our bitserial operator
schedule template. We show a running example of how we
add in optimizations, and show their effects on a Raspberry
Pi running the 2nd layer of ResNet18 (see Table 1 for de-
tails), for a 1-bit weight 2-bit activation convolution. Figure
4 shows snippets of the unoptimized compute rule and the
pseudocode it generates, and the final optimized compute
rule and schedule. In Figure 3 we show speedups against
an optimized 16-bit integer convolution as we add in each
optimization, showing how we can take an unoptimized
schedule that is 0.36x slower than the baseline and make
it almost 2x faster. Many of these optimizations come from
high performance computing techniques to improve memory
locality and take advantage of parallelism and vectorization,
but are necessary steps for achieving optimized low precision
convolutions.
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Figure 3: Relative speedsup against 16-bit baseline for
ResNet18 layer 2 on the Raspberry Pi, starting with
an unoptimized schedule and adding optimizations in-
crementally. Green bars indicate optimizations part of
the generic CPU schedule while green bars are ARM-
specific optimizations.
Tiling. Tiling is a common optimization to improve tempo-
ral memory locality and reduce memory loads during matrix
computations. Tiling splits input tensors into multiple sub-
tensors or tiles, such that each tile fits in the cache to avoid
evicting elements that will be reused.
TVM exposes functions to easily split and reorder compu-
tational axis without the user needing to manually edit for
loops. In Figure 4a, we show how we apply tiling in TVM
through calls to split, and reorder. The height, width, and
channels of the output matrix are split into blocks of size VH
by VW by VC elements, which can be tuned by TVM. Using
reorder, the iteration order is updated so that computation
is completed within each tiles.
After tiling, data is not fetched sequentially from input
tensors as data is stored in row-order. A common trick to
improve tiling’s performance further, is to repack input ten-
sors in a hierarchical fashion such that elements within a tile
are stored sequentially, and the tiles then stored in a sequen-
tial order. Repacking requires a change to the computation
description and is shown in the optimized compute rule in
Figure 4.
Unrolling. Loop unrolling replaces loops with copies of
the loop statement, and improves performance by reducing
the number of branches during program execution. This
performance gains comes at a cost of increased binary size
as instructions inside the loop are duplicated. Loop unrolling
is easily expressed in TVM through the unroll scheduling
primitive, and we apply it small dimensions such as the bit
axis.
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Compute Rule:
conv(data(n, h, w, dbits, ci), kernel(co, kh, kw, wbits, ci)) =
transform kernel and data to kernel_vec and data_vec
conv (n, h, w, co, vh, vw) = 
   tvm.sum( (tvm.popcount(
     kernel_vec[co, kh, kw, kb, vc, ci] &
     data_vec[n, h, w, vh+kh, vw+kw, db, ci]) 
     << (kb + db)), axis=[kh, kw, kb, db, ci])
 
transform conv back to NHWC
Compute Rule:
conv(data(n, h, w, dbits, ci), kernel(co, kh, kw, wbits, ci)) =
     tvm.sum((tvm.popcount(
       data[n, h+kh, w+kw, ci, db]
       kernel [kh, kw, ci, co, kb]) 
       << (db + kb), axis=[kh, kw, ci, kb, db])
Schedule:
s = tvm.schedule()
co, vc = s[C].split(co, factor=VC)
s[conv].reorder(n, oh, ow, co, vh, vw, kh, kw, ci, b1, b2, vc)
s[conv].unroll(b1)
s[conv].unroll(b2)
s[conv].vectorize(vc)
s[conv].parallel(oh)
        
Pseudocode:
conv = 
for h = 0 to 56
  for w = 0 to 56
    for co = 0, 64
      for kh =0 to 3
        for kw = 0 to 3
          for ci = 0 to 8
            for db = 0 to 2
                conv[1, h, w, co] += 
                 popcount(data[1, h+kh, w+kw, ci, db] &  
                 kernel[kh, kw, ci, kb] << db))
Pseudocode:
produce conv {
  parallel (h, 0, 14) {
    for (w, 0, 14) {
      for (co, 0, 8) {
        for (vh, 0, 4) {
          for (vw, 0, 4) {
            for (kh, 0, 3) {
              for (kw, 0, 3) {
                for (ci, 0, 8) {
                  conv[ramp((h, w, co, vh, vw), 1, 8)]
                     += popcount(kernel_vec[ramp((co, kh, kw, ci, 0), 1, 8)], x8(data_vec[h, w, vh, vw, kh, kw, ci, 0]), << x8(0)
                     += popcount(kernel_vec[ramp((co, kh, kw, ci, 0), 1, 8)], x8(data_vec[h, w, vh, vw, kh, kw, ci, 1]), << x8(1)
Optimized Code:
Starting Code:
Compute pattern:
Compute pattern:
Figure 4: On the right TVM pseudocode of relevant code to apply loop unrolling, vectorization, tiling, and paral-
lelism, and the output C pseudocode on the left produced showing the affect of the schedule transformations.
Vectorization. Vectorization takes advantage of hardware
support for SIMD instructions, and applies each instruction
to a vector of data elements. Calling TVM’s vectorize prim-
itive on an axis provides a hint to the compiler to output
vectorized instructions. In our schedule, we tell the compiler
to vectorize the innermost computation axis, since it is stored
sequentially on output tensor and kernel tensor, allowing
for contiguous vector loads and stores. In the generated C
code in Figure 4, single element indices are replaced with a
ramp(n) expression representing a vector of n elements, or
a vector made from n copies of a single element.
On the ARM Cortex-A53, this allows us to use ARM’s
SIMD unit. The intrinsic popcount instruction, vcnt, is only
available for SIMD instructions, so it is crucial for ARM
devices to vectorize the binary dot product’s computation
or else popcount is inefficiently implemented in software.
On X86, the opposite scenario occurs and popcount is only
available in scalar registers. However, we found the vector-
ized software popcount outperforms the scalar hardware
popcount as confirmed by [14], and left vectorization in the
generic CPU schedule.
Parallellization. We parallelize the outer most axis of com-
putation by calling TVM’s parallel function, allowing us
to take advantage of all four cores on the Raspberry Pi, so
that the generic CPU schedule outperforms the baseline by
almost 2x.
All of the optimizations described above (and a few more)
are necessary to implement a high performance convolution
implementation. Optimizing code is often time consuming
to implement, and can significantly reduce the readability of
code by through bloat from unrolling, and further nesting of
loops from tiling. While we carefully decided the layout of
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vcnt.8          q8, q8
vrev16.8        q5, q8
vadd.i8         q8, q8, q5
vorr            q5, q8, q8
vuzp.8          q8, q5
vmovl.u8        q5, d16
vrev32.16       q5, q5
vaddw.u8        q8, q5, d16
vorr            q5, q8, q8
vuzp.16         q8, q5
vadd.i32        q8, q8, q3
vaddw.u16       q8, q8, d24
vaddw.u16       q12, q0, d28
vadd.i32        q8, q10, q8
vcnt.8          q8, q8
vpaddl.u8       q8, q8
vpaddl.u16      q8, q8
vadd.i32        q8, q8, q11
LLVM 32-bit popcount: Our custom 32-bit popcount
Figure 5: Output ARM assembly code for a 32-bit vec-
torized popcount generated by LLVM vs. our custom
lowering rule. Our results reduces the number of as-
sembly instructions from 13 to 4.
data and which axes to tile, split, and parallelize, we rely on
TVM to handle the time consuming process of generating
the code, allowing us to quickly write moderately efficient
schedules.
5 ARM CORTEX A53 SPECFIC
CONVOLUTION SCHEDULE
The techniques described in the previous section are CPU
agnostic, with the same schedule able to generate code for
different CPU backends such as X86 and ARM. However,
to reach the performance of hand optimized microkernels,
schedules require architecture aware optimizations through
back-end specific intrinsic instructions and human insight
into efficient techniques.
In this section we describe two ways in which we opti-
mize ARM specific schedules. The first, a modification to
the code generator that is invisible to the user and overrides
LLVM’s default popcount lowering rule. The second is an
ARM specific tensorize primitive that implements a highly
optimized bitserial matrix vector operation.
5.1 Custom ARM Popcount Lowering Rule
Analyzing generated assembly code revealed LLVM (TVM’s
code generator for ARM and other CPU backends, version
5.0) inefficiently lowers popcount, requiring 14 assembly in-
structions to implement a 32 bit vectorized popcount. The
inefficiency arises because ARM’s hardware popcount in-
struction, vcnt, operates at a granularity of 8 bits. When
LLVM lowers a 32-bit vectorized popcount, it must rein-
terprets the input as a vector of 8 bit, and then sum four
neighboring elements to reform the 32-bit bector. This de-
fault accumulation step is inefficient, requiring 13 additional
assembly instructions.
+= += += +=
+ + + +
vand    d0 d1 d1    
vand    d1 d2 d2
vand    d0 d3 d3 
vand    d0 d4 d4
vcnt.8   d1 d1
vcnt.8   d2 d2
vcnt.8   d3 d3
vcnt.8   d4 d4
output vector
vpadd.u8  d1 d2 d5
vpadd.u8  d3 d4 d6
vpadd.u8  d5 d6 d7
+ + ++ + + + + + + + +
+ + + ++ + + +
vpadal.u8 d7 d10
Compute pattern:
Input Matrix Input Vector
popcount-and
Figure 6: Simplified example of our tensorized pop-
count reduction that uses and the specific ARM code
it generates.
We replaced the default lowering rule in TVM’s code gen-
eration for 32 bit vectorized popcounts with only 4 assembly
instructions, by relying on a special intrinsic instruction,
vpaddl, that performs pairwise adds in a larger datatype.
Figure 5 shows the LLVM 32-bit popcount lowering rule as
well as our custom rule.
This change requires no modifications to the schedule, and
significantly speeds up the generic CPU schedule by 2.7x on
the Raspberry Pi, for a total speedup of 5.4x over the 16-bit
integer baseline.
5.2 Optimized ARM bitserial matrix vector
inner loop
In order to surpass the performance of hand-optimized code
we analyzed code fromCaffe2’s ultra low precision library[19]
and gemmbitserial[21]. We identified patterns TVM cur-
rently cannot express such as vectorization along a reduc-
tion access, and low-level tricks the code generator misses,
and wrote an efficient bitserial matrix vector multiply micro-
kernel. We packaged the micro-kernel into tensorize primi-
tive, whichwe parameterize for flexibility in activation/weight
precision. Our tensorize primitive can be used in any ARM
schedule, and we use it for all our ARM specific convolutions
and matrix multiply schedules. However, it requires tiling
input tensors such that to match vector lengths and relaying
out inputs tensors such that tiles are stored contiguously.
Figure 6 gives a simplified example of how our tensorized
primitive behaves and the assembly code it generates. It
preforms 4 bitserial dot products and optimizes accumulation
6
and write back steps in a tree reduction fashion allowing for
vectorized loads and stores on all tensors.
We summarize the optimizations the code generatormissed.
We note that in high performance computing, it is common
to in line assembly for performance critical sections, such as
inner-loops of computation, and TVM provides a method to
mimic this.
Accumulation in small datatypes: In order to prevent sat-
uration of values the output of a low precision operation
needs to be stored in a larger data type such as an int16 or
int32 depending on the size of inputs tensors. TVM’s code
generator promotes inputs to a larger datatype after a single
operation; however, multiple operations can be safely accu-
mulated before moving up a storage size. Our tensorize prim-
itive takes advantage of this by accumulating 8 bit integers
until overflow is possible and then extending accumulation
to 16 bit.
High level patterns: Programmers are very good at writing
code that follows high level patterns, such as the tree reduc-
tion patterns. In general compilers fail to preform high level
optimizations such as this, since most optimizations occur
between a small localized regions of code.
After adding the tensorized reduction to our inner-loop
our low precision convolution schedule preforms almost 7x
faster than the optimized 16-bit baseline, with the final 1.6x
coming from ARM specific optimizations to the convolution
schedule (see Figure 3).
6 EVALUATION
6.1 Methodology
We preform an analysis of our low precision bitserial opera-
tors on two CPU backends, a low-power Raspberry Pi with
an ARM Cortex-A53 processor and a high-end x86 Intel i7-
4790K processor. The ARM Cotex-A53 is a four core 1.2 GHz
processor and belongs to the ARM-V8 architecture, while
the X86 machine is a 4.0 GHz four core processor with eight
hyperthreads.
Note throughout the evaluation section when referring
to our low precision operators we will adopt the naming
convention from [21] and refer to an x-bit weight and y-bit
activation operation as WxAy. For all our experiments we
include the cost of bitpacking activations with the quantized
operations, but not the cost of bit-packing weights, since we
assume weights can be bitpacked ahead of time.
6.2 Raspberry Pi Results
6.2.1 Matrix Multiply. We benchmark the performance
of low precision matrix multiplication, which makeup the
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Figure 7: Quantized matrix multiply speedup over an
8-bit integer baseline for the Raspberry Pi. The work-
load sweeps over multiplication of square matrices.
Name Operator H,W IC, OC K, S
2 conv2d 56, 56 64,64 3, 1
3 conv2d 56, 56 64,64 1, 1
4 conv2d 56, 56 64,128 3, 2
5 conv2d 56, 56 64,128 1, 2
6 conv2d 28, 28 128,128 3, 1
7 conv2d 28, 28 128,256 3, 2
8 conv2d 28, 28 128,256 1, 2
9 conv2d 14, 14 256,256 3, 1
10 conv2d 14, 14 256,512 3, 2
11 conv2d 14, 14 256,512 1, 2
12 conv2d 7, 7 512,512 3, 1
Table 1: Configurations of 2D-convolution operators in
ResNet-18. Layer 1 is omitted as input channel depth is too
small to allow efficient packing. H/W for height and width,
IC for input channels, OC for output channels, K for kernel
size, S for stride size.
computation of dense fully connected layers, against an op-
timized 8 bit integer implementation in TVM, for three vari-
ous precisions of W1A1, W1A2, and W2A2. Note the same
schedule is used for all precisions, though tiling parameters
have been tuned separately. To prevent saturation of results
the outputs of both the 8-bit baseline and quantized oper-
ators stored a larger storage type, with the 8-bit baseline
accumulating in 32-bit integers, and the quantized results
accumulating in 16-bit integers.
In Figure 7, we plot speedup relative to the 8-bit base-
line. As expected, the W1A1 preforms significantly better
and is up to 11x faster than the 8-bit baseline. The perfor-
mance dropping steadily for higher quantization levels, with
max speedups of 6.3x and 3.1x for W1A2 and W2A2, scaling
roughly with the product of bitwidths.
6.2.2 Convolutions. Convolutions makeup the bulk of
image recognition neural networks. In this section we bench-
mark our low precision operators on layers 2-12 of ResNet18
(see Table 1 for information). We omit the first layer, as most
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Figure 8: Speedup of W1A2 convolution against a
baseline Caffe2’s hand optimized ultra low preci-
sion library for the Raspberry Pi. The baseline im-
plementation is single threaded so for fair compari-
son we show a single threaded implementation and
a multi-threaded implementation to show our maxi-
mum speedup.
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Figure 9: Low precision convolution speedups on the
Raspberry Pi, for various weight and activation preci-
sions. The baseline is an optimized 16-bit integer im-
plementation, and the workload is ResNet17, layers 2-
12 (see Table 1).
low precision networks preform the first layer in full preci-
sion. In Figure 9, we plot the speedup of three low precision
convolutions (W1A1, W1A2 and W2A2), against an opti-
mized 16-bit integer baseline[12], that experiences negligible
accuracy degradation compared to full precision floating
point. Our results show significant speedups over the base-
line reaching 25x, 13x, and 8x speedups for W1A1, W1A2,
and W2A2 respectively. It should be noted layers 3, 5, and 8
show poor speedups. However, these layers preform an order
of magnitude fewer operations than other layers, indicating
bitserial computation does not scale well for small problems
that can’t amortize the bit-packing costs.
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Figure 11: Quantized convolution speedups for an x86
i7-4790K, for various weight and activation precisions.
The baseline is an optimized 32-bit floating point, and
the workload is ResNet17, layers 2-12 (see Table 1).
Additionally, we compare our low precision convolutions
against the current state of the art implementation, Caffe2’s
ultra low precision library[19] that was written specifically
for ARM v7/v8 architecture and in lines calls to ARM NEON
intrinsics We verified their results that the inner-most loop
of computation reaches about 70% peak theoretical perfor-
mance for binary operations, assuming a vectorized instruc-
tion can be issued every cycle.
In Figure 8, we plot the speedup of our low precision imple-
mentations against theirs. The Caffe2 library currently only
supports W1A2 operations and is single threaded, therefore
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we show a single threaded implementation of our code for
fair comparison a multi-threaded implementation to high-
light the maximum speedup we can achieve using paral-
lelism.
Our single threaded implementation preforms roughly
2.3x better than the baseline. It should be noted that we
preform significantly better on layers 5, 6, and 11, which
are 1x1 convolutions with a stride of 2 that the baseline
did not optimize well. Our implementation preforms 1.6x
better when we omit these layers. Since we modeled our
tensorized inner-loop after their code, both implementation
emit roughly the same assembly code for the inner-most loop.
We attribute our single-threaded speedup to selecting better
tiling parameters by using TVM’s autotuning infrastructure,
and the use of efficient in-place convolution that results
in less memory duplication than the convolution lowering
strategy the baseline implemented.
6.2.3 Bitserial Limit Study. We preformed a low precision
limit study to analyze how performance scales with increas-
ing precision of weights and activations. In Figure 10 we
report speedup for all combinations of one to four bit acti-
vations and weight convolutions against the 16-bit integer
baseline from section 6.2.2. We preform this study on Layer
9 of ResNet18 as it responded best to quantization.
Our results confirmed that computation scales roughly
with the product of bitwidths, as the W1A1 convolution
preforms 14.4X faster than W4A4. We also see the value of
memory reuse as W1A4 and W2A2 have the same computa-
tional complexity, but the W2A2 preforming 1.3x better as
we experience better data reuse among the bit planes.
6.3 X86
We benchmark our low precision operators on layers 2-12 of
ResNet18 (see Table 1 for information) on X86 as well. Since
we have not implemented any X86 specific schedules these
results are for the generic CPU schedule. We compare our
results against an optimized 32-bit floating point baseline
implemented in TVM. These schedules are optimized to take
advantage of X86’s AVX2 vectorized operations and were
contributed by engineers at Amazon. We do not compare
against any hand optimized bitserial kernels as we currently
do not know of any, perhaps due to X86 lack of a vectorized
popcount instruction.
In Figure 11 we plot the speed up of three low precision
convolutions (W1A1, W1A2 and W2A2), against the full
precision baseline. Our generic CPU schedule preformed
moderately well achieving a average speedups of 5.38x, 2.73x
and 1.69x on W1A1, W1A2, and W2A2 respectively. Similar
to the Raspberry Pi, we see a wide range of speedups across
the layers, with peak speedups twice the average speedup,
indicating some layers respond better to low precision than
others.
7 CONCLUSION
To conclude we detailed the modifications we made to TVM
to implement low precision DNN operators for CPUs, empha-
sizing support for arbitrary low precision quantized neural
networks. We provide a library of flexible compute opera-
tors such as bit-packing and quantized bitserial convolutions
and matrix multiply, that users can re-use or write develop
custom schedules for.
We then used these operators to preform an extended case
study on optimizing low precision bitserial convolutions
for the Raspberry Pi, and showed that by using a custom
schedulewe could out-preform a hand optimized 1-bit weight
2-bit activation convolution kernel by 2.3x on the layers of
ResNet. Furthermore, our 1-bit weight 2-bit activation end-
to-end Raspberry Pi inference achieves a speedup of 3.3x
over a full precision implementation.
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